View LT3061HMS8EPBF_8446706.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

lt 3061 1 3061f for more information www.linear.com/lt3061 typical application features description 45v v in , micropower, low noise, 100ma ldo with output discharge the lt ? 3061 is a micropower, low dropout ( ldo) linear regulator that operates over a 1.6 v to 45 v supply range . the device supplies 100 ma of output current with a typi - cal dropout voltage of 250 mv. a single external capacitor provides programmable low noise reference performance and output soft - start functionality. the lt3061 s quiescent current is merely 45 a and provides fast transient response with a minimum 3.3 f output capacitor. in shutdown, quiescent current is less than 3 a and the reference soft start capacitor is reset. the lt3061 features an nmos pull-down that discharges the output when shdn or in is driven low. internal protection circuitry includes reverse - battery protection, reverse-current protection, current limit with foldback and thermal shutdown. the lt3061 is available as an adjustable device with an output voltage range from the 600 mv reference up to 19 v. the lt3061 is offered in the thermally enhanced 8- lead 2mm 3mm dfn and msop packages. 1.8v low noise regulator output discharge vs v out c ref/byp = 0 applications n input voltage range: 1.6v to 45v n output current: 100ma n output discharge n quiescent current: 45a n dropout voltage: 250mv n low noise: 30v rms (10hz to 100khz) n adjustable output (v ref = 600mv) n output tolerance: 2% over load, line, and temperature n single capacitor soft-starts reference and lowers output noise n shutdown current: < 3a n reverse battery protection n current limit foldback and thermal limit protection n 8-lead 2mm 3mm dfn and msop packages n battery powered systems n automotive power supplies n industrial power supplies n avionic power supplies n portable instruments l , lt , lt c , lt m , linear technology and the linear logo are registered trademarks and thinsot is a trademark of linear technology corporation. all other trademarks are the property of their respective owners. 3061 ta01 in shdn out adj gnd byp lt3061 v in 2.2v v out 1.8v100ma 1f 10f 118k1% 59k 1% 0.01f 1ms/div shdn : 0 to 1v 2v/div 12v10v 8v6v 5v 2v 1.2v 3.3v 0v 3061 ta01a v in = v out +1v c out = 10f i fb-divider = 10a downloaded from: http:///
lt 3061 2 3061f for more information www.linear.com/lt3061 pin configuration absolute maximum ratings in pin voltage ......................................................... 50 v out pin voltage .............................................. +20 v , C1 v input to output differential voltage ( note 2) ........... 50 v adj pin voltage ...................................................... 50 v shdn pin voltage ................................................... 50 v ref / byp pin voltage .................................... C0.3 v to 1v output short - circuit duration .......................... indefinite (note 1) top view gndshdn in in ref/byp adj outout dcb package 8-lead (2mm 3mm) plastic dfn 9 gnd 3 4 2 1 6 5 7 8 t jmax = 150c, ja = 38c/w to 45c/w, jc = 3.5c/w exposed pad (pin 9) is gnd, must be soldered to pcb 12 3 4 ref/byp adj outout 87 6 5 gndshdn in in top view ms8e package 8-lead plastic msop 9 gnd t jmax = 150c, ja = 29c/w to 45c/w, jc = 5c/w to 10c/w exposed pad (pin 9) is gnd, must be soldered to pcb order information lead free finish tape and reel part marking* package description temperature range lt3061edcb#pbf lt3061edcb#trpbf lgnf 8-lead (2mm 3mm) plastic dfn C40c to 125c lt3061idcb#pbf lt3061idcb#trpbf lgnf 8-lead (2mm 3mm) plastic dfn C40c to 125c lt3061hdcb#pbf lt3061hdcb#trpbf lgnf 8-lead (2mm 3mm) plastic dfn C40c to 150c lt3061mpdcb#pbf lt3061mpdcb#trpbf lgnf 8-lead (2mm 3mm) plastic dfn C55c to 150c lt3061ems8e#pbf lt3061ems8e#trpbf ltgng 8-lead plastic msop C40c to 125c lt3061ims8e#pbf lt3061ims8e#trpbf ltgng 8-lead plastic msop C40c to 125c lt3061hms8e#pbf lt3061hms8e#trpbf ltgng 8-lead plastic msop C40c to 150c lt3061mpms8e#pbf lt3061mpms8e#trpbf ltgng 8-lead plastic msop C55c to 150c consult lt c marketing for parts specified with wider operating temperature ranges . * the temperature grade is identified by a label on the shipping container . consult lt c marketing for information on nonstandard lead based finish parts. for more information on lead free part marking, go to: http://www.linear.com/leadfree/ for more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/ operating junction temperature ( notes 3, 5, 12) lt 3061 e, lt 3061 i .............................. C40 c to 125 c lt 3061 mp ......................................... C55 c to 150 c lt 3061 h ............................................ C40 c to 150 c storage temperature range .................. C65 c to 150 c lead temperature ( soldering , 10 sec ) ms 8e package only .......................................... 300 c downloaded from: http:///
lt 3061 3 3061f for more information www.linear.com/lt3061 electrical characteristics parameter conditions min typ max units minimum input voltage (note 4) i load = 100ma l 1.6 2.1 v adj pin voltage (notes 4, 5) v in = 2.1v, i load = 1ma 2.1v < v in < 45v, 1ma < i load < 100ma (e-, i-grades) 2.1v < v in < 45v, 1ma < i load < 100ma (mp-, h-grades) l l 594 588 585 600 600 600 606 612 612 mv mv mv line regulation (note 4) v in = 2.1v to 45v, i load = 1ma (e-, i-grades) v in = 2.1v to 45v, i load = 1ma (mp-, h-grades) l l 0.5 4 6 mv mv load regulation (note 4) v in = 2.1v, i load = 1ma to 100ma (e-, i-grades) v in = 2.1v, i load = 1ma to 100ma (mp-, h-grades) l l 0.2 4 9 mv mv dropout v oltage v in = v out(nominal) (notes 6, 7) i load = 1ma i load = 1ma l 65 110 180 mv mv i load = 10ma i load = 10ma l 130 180 270 mv mv i load = 50ma i load = 50ma l 195 240 350 mv mv i load = 100ma i load = 100ma l 250 290 430 mv mv gnd pin current v in = v out(nominal) + 0.6v (notes 6, 8) i load = 0 i load = 1ma i load = 10ma i load = 50ma i load = 100ma l l l l l 45 70 225 0.8 2 90 120 500 1.8 4 a a a ma ma output v oltage noise c out = 10f, i load = 100ma, c ref/byp = 0.01f v out = 600mv, bw = 10hz to 100khz 30 v rms adj pin bias current (notes 4, 9) l 15 60 na shutdown threshold v out = off to on v out = on to off l l 0.3 0.8 0.7 1.5 v v shdn pin current (note 10) v shdn = 0v v shdn = 45v l l 1.2 <1 3 a a quiescent current in shutdown v in = 45v, v shdn = 0v 1.25 3 a ripple rejection (note 4) v in C v out = 1.5v ( avg ), v ripple = 0.5v p-p , f ripple = 120hz, i load = 100ma 70 85 db current limit v in = 7v, v out = 0 v in = v out(nominal) + 1v (note 11), v out = C5% l 110 180 ma ma input reverse leakage current v in = -45v, v out = 0 l 1 ma output discharge time (note 6) v out discharged to 10% of nominal, c out = 10f l 0.75 2 ms reverse output current v out = 3.3v, v in = v shdn = 2.1v 2.5 15 a the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 3) downloaded from: http:///
lt 3061 4 3061f for more information www.linear.com/lt3061 electrical characteristics note 1: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime. note 2: absolute maximum input to output differential voltage is not achievable with all combinations of rated in pin and out pin voltages. with the in pin at 50v, the out pin may not be pulled below 0v. the total measured voltage from in to out must not exceed 50v. note 3: the lt3061 is tested and specified under pulse load conditions such that t j ? t a . the lt3061e regulators are 100% tested at t a = 25c and performance is guaranteed from 0c to 125c. performance at C40c to 125c is assured by design, characterization and correlation with statistical process controls. the lt3061i regulators are guaranteed over the full C40c to 125c operating junction temperature range. the lt3061mp regulators are 100% tested over the C55c to 150c operating junction temperature. the lt3061h regulators are 100% tested at the 150c operating junction temperature. high junction temperatures degrade operating lifetimes. operating lifetime is derated at junction temperature greater than 125c. note 4: the lt3061 is tested and specified for these conditions with the adj connected to the out pin.note 5: maximum junction temperature limits operating conditions. the regulated output voltage specification does not apply for all possible combinations of input voltage and output current. limit the output current range if operating at the maximum input voltage. limit the input-to-output voltage differential if operating at maximum output current. current limit foldback limits the maximum output current as a function of input-to- output voltage. see current limit vs v in C v out in the typical performance characteristics section. note 6: to satisfy minimum input voltage requirements, the lt3061 is tested and specified for these conditions with an external resistor divider (bottom 60k, top 230k) for an output voltage of 2.9v. the external resistor divider adds 10a of dc load on the output. the external current is not factored into gnd pin current. note 7: dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current. in dropout, the output voltage equals: (v in C v dropout ). note 8: gnd pin current is tested with v in = v out(nominal) + 0.6v and a current source load. gnd pin current will increase in dropout. see gnd pin current cur ves in the typical performance characteristics section. note 9: adj pin bias current flows out of the adj pin. note 10: shdn pin current flows into the shdn pin. note 11: to satisfy requirements for minimum input voltage, current limit is tested at v in = v out(nominal) + 1v or v in = 2.1v, whichever is greater. note 12: this ic includes thermal limit which protects the device during momentary overload conditions. junction temperature exceeds 125c (lt3061e, lt3061i) or 150c (lt3061mp, lt3061h) if thermal limit is active. continuous operation above the specified maximum junction temperature may impair device reliability. downloaded from: http:///
lt 3061 5 3061f for more information www.linear.com/lt3061 typical performance characteristics quiescent current adj pin voltage quiescent current gnd pin current v out = 0.6v gnd pin current vs i load shdn pin threshold typical dropout voltage guaranteed dropout voltage dropout voltage output current (ma) 0 0 dropout voltage (mv) 350300 250 200 150 100 50 450400 10 60 70 80 90 100 20 30 40 3061 g01 50 t j = 125c t j = 25c t j = 150c output current (ma) 0 0 dropout voltage (mv) 350300 250 200 150 100 50 450400 10 60 70 80 90 100 20 30 40 3061 g02 50 t j = 125c t j = 150c = test points temperature (c) C75 0 dropout voltage (mv) 350300 250 200 150 100 50 450400 C50 75 100 125 150 175 C25 0 25 3061 g03 50 i l = 100ma i l = 10ma i l = 1ma i l = 50ma temperature (c) C75 0 quiescent current (a) 6050 40 30 20 10 8070 C50 75 100 125 150 175 C25 0 25 3061 g04 50 v in = v shdn = 6v v out = 5v i l = 10ma v in = 6v all other pins = 0v temperature (c) C75 588 adj pin voltage (mv) 608606 604 594 596 598 600 602592 590 612610 C50 75 100 125 150 175 C25 0 25 3061 g05 50 i l = 1ma v in (v) 0 0 quiescent current (a) 100 9080 30 40 50 60 7020 10 120110 5 25 30 35 40 45 10 15 3061 g06 20 t j = 25c v out = 5v i l = 10a v shdn = 0v, r l = 0 r l = 600, i l = 1ma r l = 60, i l = 10ma r l = 12, i l = 50ma r l = 6, i l = 100ma v in (v) 0 0.00 gnd pin current (ma) 2.001.75 1.50 0.25 0.50 0.75 1.00 1.25 2.502.25 2 1 6 7 8 9 10 3 4 3061 g07 5 i load (ma) 0 0 gnd pin current (ma) 3.53.0 0.5 1.0 1.5 2 2.5 4.0 20 10 60 70 80 90 100 30 40 3061 g08 50 v in = v out(nominal) +1v temperature (c) C75 0 shdn pin threshold (v) 1.41.3 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.9 1.0 1.1 1.2 1.5 C25 C50 75 100 125 150 175 0 25 3061 g09 50 off to on on to off t a = 25c, unless otherwise noted. downloaded from: http:///
lt 3061 6 3061f for more information www.linear.com/lt3061 typical performance characteristics internal current limit internal current limit output discharge time output discharge time c out = 10f, v in = v out +1v output discharge vs v out c ref/byp = 0 output discharge vs v out c ref/byp = 0 shdn pin input current shdn pin input current adj pin bias current shdn pin voltage (v) 0 0 shdn pin input current (a) 2.51.5 1.0 0.5 2.0 3.0 5 25 30 35 40 45 10 15 3061 g10 20 temperature (c) C75 0 shdn pin input current (a) 2.51.5 1.0 0.5 2.0 3.0 C25 C50 75 100 125 150 175 0 25 3061 g11 50 shdn = 45v temperature (c) C75 C50 adj pin bias current (na) 3010 0 C10C20 C30 C40 20 5040 C25 C50 75 100 125 150 175 0 25 3061 g12 50 input/output voltage differential (v) 0 0 current limit (ma) 200175 150 25 50 75 100 125 250225 5 25 30 35 40 45 10 15 3061 g13 20 t j = ?55c t j = ?40c t j = 25c t j = 125c t j = 150c temperature (c) C75 0 current limit (ma) 225200 125 150 75 100 5025 175 250 C25 C50 75 100 125 150 175 0 25 3061 g14 50 v in = 7v v out = 0v output voltage (v) 0 0 output discharge time (ms) 3.53.0 1.0 1.5 2.0 2.50.5 4.0 2 4 12 14 16 18 20 6 8 3061 g15 10 c out = 10f v in = v out +1v output discharge foldback starts temperature (c) C75 0 output discharge time (ms) 54 1 2 3 76 C25 C50 75 100 125 150 175 0 25 3061 g16 50 out = 1.2v out = 3.3v out = 5v out = 12v out = 20v 1ms/div 2v/div 12v0v 3061 g17 v in = v out +1v c out = 10f i fb-divider = 10a 12v 10v 8v 6v 5v 2v 3.3v 1.2v shdn : 0 to 1v 1ms/div 5v/div 20v 20v 15v 12v 0v 3061 g18 v in = v out +1v c out = 10f i fb-divider = 10a shdn : 0 to 1v t a = 25c, unless otherwise noted. downloaded from: http:///
lt 3061 7 3061f for more information www.linear.com/lt3061 input ripple rejection reverse output current typical performance characteristics minimum input voltage load regulation 5v transient response c ff = 0, i out = 10ma to 100ma 5v transient response c ff = 10 nf, i out = 10 ma to 100 ma reverse output current input ripple rejection input ripple rejection v out (v) 0 0 output current (a) 4540 30 3520 25 5 10 15 50 2 12 14 16 18 20 4 6 8 3061 g19 10 v in = v shdn = 2.1v v adj = v out temperature (c) C75 0 output current (a) 130 140120 60 70 80 90 100 110 40 5010 20 30 150 C50 75 100 125 150 175 C25 0 25 3061 g20 50 v out = v adj = 3.3v v in = v shdn = 2.1v i adj i out v out = 0.6v frequency (hz) 10 0 ripple rejection (db) 5040 10 20 30 9060 70 80 10k 100k 1m 10m 100 3061 g21 1k v out = 5v c out = 10f i load = 100ma c ref/byp = c ff = 0 v in = v out +1.5v +50mv rms ripple c out = 3.3f c ref/byp = 10nf, c ff = 10nf c ref/byp = 10nf, c ff = 0 c ref/byp = c ff = 0 frequency (hz) 10 0 ripple rejection (db) 5040 10 20 30 100 60 70 80 90 10k 100k 1m 10m 100 3061 g22 1k v in = 6.5v +50mv rms ripple i load = 100ma c out = 10f v out = 5v temperature (c) C75 0 ripple rejection (db) 60 70 80 9040 5010 20 30 100 C50 75 100 125 150 175 C25 0 25 3061 g23 50 c ref/byp = 10nf c ref/byp = 0 i load = 100ma v out = 0.6v v in = 2.6v +0.5v p-p ripple, f = 120hz temperature (c) C75 0.0 minimum input voltage (v) 1.4 1.6 1.8 2.01.0 1.20.2 0.4 0.6 0.8 2.2 C50 75 100 125 150 175 C25 0 25 3061 g24 50 i load = 100ma i load = 50ma temperature (c) C75 C9 load regulation (mv) C1 0 C2C8 C7 C6 C5 C4 C3 1 C50 75 100 125 150 175 C25 0 25 3061 g25 50 ?i l = 1ma to 100ma v out = 0.6v v in = 2.1v 100s/div 3061 g26 v in = 6v c out = 10f i fb-divider = 10a v out 50mv/div i out 50ma/div 20s/div 3061 g27 v in = 6v c out = 10f i fb-divider = 10a v out 20mv/div i out 50ma/div t a = 25c, unless otherwise noted. downloaded from: http:///
lt 3061 8 3061f for more information www.linear.com/lt3061 output noise spectral density vs c ff , c ref/byp = 10nf output noise spectral density c ref/byp = 0, c ff = 0 typical performance characteristics rms output noise vs feedforward capacitor (c ff ) 5v 10hz to 100khz output noise c ref/byp = 10nf, c ff = 0 5v 10hz to 100khz output noise c ref/byp = 10nf, c ff = 10nf output noise spectral density vs c ref/byp = 0, c ff = 0 rms output noise vs c ref/byp v out = 0.6v rms output noise vs load current c ref/byp = 10nf, c ff = 0 frequency (hz) 10 0.01 output noise spectral density (v / hz ) 1 0.1 10 100 10k 100k 3061 g28 1k 0.6v 1.2v 2.5v 3.3v 5v c out = 10f i l = 100ma frequency (hz) 10 0.01 output noise spectral density (v / hz ) 1 0.1 10 100 10k 100k 3061 g29 1k c out = 10f i l = 100ma v out = 5v c ref/byp = 100pf c ref/byp = 10nf c ref/byp = 1nf v out = 0.6v frequency (hz) 10 0.01 output noise spectral density (v / hz ) 1 0.1 10 100 10k 100k 3061 g30 1k c ff = 100pf c ff = 1nf c ff = 0 c ff = 10nf v out = 5v c out = 10f i l = 100ma load current (ma) 0.01 0 output noise voltage (v rms ) 70 80 90 100 40 50 6030 20 10 110 0.1 10 100 3061 g31 1 c ref/byp = 100nf c ref/byp = 100pf c ref/byp = 10pf c ref/byp = 0 c ref/byp = 10nf f = 10hz to 100khzc out = 10f load current (ma) 0.01 0 output noise voltage (v rms ) 70 80 90 100 110 120 130 140 150 40 50 6030 20 10 160 0.1 10 100 3061 g32 1 f = 10hz to 100khzc out = 10f v out = 0.6v v out = 1.2v v out = 2.5v v out = 3.3v v out = 5v feedforward capacitor, c ff (nf) 0.01 0 output noise voltage (v rms ) 70 80 90 100 110 120 40 50 6030 20 10 130 0.1 10 3061 g33 1 f = 10hz to 100khzc ref/byp = 10nf c out = 10f i fb-divider = 10a i load = 100ma v out = 5v v out = 0.6v v out = 3.3v v out = 1.2v v out = 2.5v 1ms/div 3061 g34 c out = 10f i load = 100ma v out 100v/div 1ms/div 3061 g35 c out = 10f i load = 100ma v out 100v/div t a = 25c, unless otherwise noted. downloaded from: http:///
lt 3061 9 3061f for more information www.linear.com/lt3061 typical performance characteristics shdn transient response c ref/byp = 10nf start-up time vs ref/byp capacitor transient response, v out = 5v load dump, v in = 12v to 45v shdn transient response c ref/byp = 0 1ms/div 12v 45v 3061 g36 c out = 10f c ref/byp = c ff = 10nf i fb-divider = 10a v out 5mv/div v in 10v/div 2ms/div 3061 g37 c out = 10f c ff = 0 v out 2v/div r l = 500k ref/byp 500mv/div shdn 1v/div 2ms/div 3061 g38 c out = 10f c ff = 0 v out 2v/div r l = 500k ref/byp 500mv/div shdn 1v/div ref/byp capacitor (nf) 0.01 0.01 start-up time (ms) 10 0.1 1 100 10 100 0.1 3061 g39 1 c ff = 0 t a = 25c, unless otherwise noted. downloaded from: http:///
lt 3061 10 3061f for more information www.linear.com/lt3061 pin functions ref/byp ( pin 1): reference/ bypass. connecting a single capacitor from this pin to gnd bypasses the lt3061s reference noise and soft-starts the reference. a 10 nf by - pass capacitor typically reduces output voltage noise to 30v rms in a 10 hz to 100 khz bandwidth. soft-start time is directly proportional to the ref/byp capacitor value . if the lt3061 is placed in shutdown, ref/byp is actively pulled low by an internal device to reset soft-start. if low noise or soft-start performance is not required, this pin must be left floating ( unconnected). do not drive this pin with any active circuitry. adj ( pin 2): adjust. this pin is the error amplifiers invert - ing terminal . its typical bias current of 15 na flows out of the pin ( see curve of adj pin bias current vs temperature in the typical performance characteristics section). the adj pin voltage is 600mv referenced to gnd.out ( pins 3, 4): output. these pins supply power to the load. a minimum output capacitor of 3.3 f is required to prevent oscillations. large load transient applications require larger output capacitors to limit peak voltage transients. see the applications information section for more information on reverse output characteristics. the output voltage range is 600 mv to 19 v. if the lt3061 is placed in shutdown, out is actively discharged by an internal nmos device. gate drive is controlled to insure that a 10 f capacitor is discharged 90% in 2 ms or less . if in is driven low, out is actively discharged to ~800 mv . for out voltages greater than 6 v, current limit foldback is implemented to protect the nmos device and discharge rates increase. see the applications information section for more information. in ( pins 5, 6): input. these pins supply power to the device. the lt3061 requires a bypass capacitor at in if the device is located more than six inches from the main input filter capacitor. in general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. a bypass capacitor in the range of 1 f to 10 f suffices. see input capacitance and stability in the application information section for more information. the lt3061 withstands reverse voltages on the in pin with respect to the gnd and out pins. in a reversed input situation, such as the battery plugged in backwards, the lt3061 behaves as if a large value resistor is in series with its input. limited reverse current flows into the lt3061 and no reverse voltage appears at the load. the device protects itself and the load.shdn ( pin 7): shutdown. pulling the shdn pin low puts the lt3061 into a low power state and turns the output off. drive the shdn pin with either logic or an open collec - tor/drain with a pull-up resistor. the resistor supplies the pull-up current to the open collector/drain logic, normally several microamperes, and the shdn pin current, typi - cally less than 3 a. if unused, connect the shdn pin to v in . the lt3061 does not function if the shdn pin is not connected. the shdn pin cannot be driven below gnd unless tied to the in pin. if the shdn pin is driven below gnd while in is powered, the output will turn on. shdn pin logic cannot be referenced to a negative rail.gnd ( pin 8, exposed pad pin 9): ground. connect the bottom of the external resistor divider that sets the output voltage directly to gnd for optimum regulation. tie the exposed pad pin 9 directly to pin 8 and the pcb ground . this exposed pad provides enhanced thermal performance with its connection to the pcb ground. see the applica- tions information section for thermal considerations and calculating junction temperature. downloaded from: http:///
lt 3061 11 3061f for more information www.linear.com/lt3061 the lt3061 is a 100 ma low dropout regulator with shutdown. the device is capable of supplying 100 ma at a typical dropout voltage of 250 mv and operates over a 1.6v to 45v input range. a single external capacitor provides programmable low noise reference performance and output soft-start func - tionality. for example, connecting a 10 nf capacitor from the ref/byp pin to gnd lowers output noise to 30 v rms over a 10 hz to 100 khz bandwidth. this capacitor also soft-starts the reference and prevents output voltage overshoot at turn-on. the lt3061s quiescent current is merely 45 a, while providing fast transient response with a 3.3 f minimum low esr ceramic output capacitor. in shutdown, quies - cent current is less than 3 a and the reference soft-start capacitor and output are reset.the lt3061 optimizes stability and transient response with low esr, ceramic output capacitors. the lt3061 does not require the addition of esr as is common with other regulators. the lt3061 has an adjustable output and typically provides 0.1% line regulation and 0.1% load regulation. a curve of load regulation appears in the typical performance characteristics section. the lt3061 discharges the output in shutdown. internal protection circuitry includes reverse- battery protection, reverse-current protection, current limit with foldback and thermal shutdown.adjustable operation the lt3061 has an output voltage range of 0.6 v to 19 v. the output voltage is set by the ratio of two external resis - tors as shown in figure 1. the device servos the output to maintain the adj pin voltage at 0.6 v referenced to ground. the current in r1 is then equal to 0.6 v/r1 and the current in r2 is the current in r1 plus the adj pin bias current. the adj pin bias current , 15 na at 25o c, flows through r2 into the adj pin. calculate the output voltage using the formula in figure 1. the value of r1 should be no greater than 61.9 k to provide a minimum 10 a load current for stability. the divider does not add to quiescent current in shutdown because the output is turned off and the divider current is zero. curves of adj pin voltage vs temperature applications information figure 1. adjustable operation and adj pin bias current vs temperature appear in the typical performance characteristics. 3061 f01 in shdn out adj gnd ref/byp lt3061 v in v out r2r1 v out = 0.6v 1 + r2 r1 !" # $% & ? i adj ? r2 ( ) v adj = 0.6v i adj = 15na at 25 c output range = 0.6v to 19v table 1. output voltage resistor divider values v out r1 r2 1.2v 60.4k 60.4k 1.5v 59k 88.7k 1.8v 59k 118k 2.5v 60.4k 191k 3v 59k 237k 3.3v 61.9k 280k 5v 59k 432k the lt3061 is tested and specified with the adj pin tied to the out pin for an output voltage of 0.6 v. specifications for output voltages greater than 0.6 v are proportional to the ratio of the desired output voltage to 0.6 v: v out /0.6v. for example, load regulation for an output current change of 1 ma to 100 ma is C0.2mv typical at v out = 0.6 v. at v out = 12v, load regulation is: 12v 0.6v ? ?0.2mv ( ) = ?4mv table 1 shows 1% resistor divider values for some common output voltages with a resistor divider current of 10a. downloaded from: http:///
lt 3061 12 3061f for more information www.linear.com/lt3061 applications information bypass capacitance, output voltage noise and transient response the lt3061 regulator provides low output voltage noise over the 10 hz to 100 khz bandwidth while operating at full load with the addition of a bypass capacitor ( c ref/byp ) from the ref/byp pin to gnd. a good quality low leak- age capacitor is recommended. this capacitor bypasses the reference of the regulator, providing a low frequency noise pole for the internal reference. with the use of 10 nf for c ref/byp , the output voltage noise decreases to as low as 30v rms when the output voltage is set for 0.6v . for higher output voltages ( generated by using a resistor divider), the output voltage noise gains up accordingly when using c ref/byp by itself. to lower the output voltage noise for higher output volt- ages, include a feedforward capacitor ( c ff ) from v out to the adj pin. a good quality, low leakage capacitor is recommended. this capacitor bypasses the error amplifier of the regulator, providing a low frequency noise pole. with the use of 10 nf for both c ff and c ref/byp , output voltage noise decreases to 30 v rms when the output voltage is set to 5 v by a 10 a feedback resistor divider. if the cur- rent in the feedback resistor divider is doubled, c ff must also be doubled to achieve equivalent noise performance. higher values of output voltage noise may be measured if care is not exercised with regard to circuit layout and testing. crosstalk from nearby traces can induce unwanted noise onto the lt3061s output. power supply ripple rejec - tion must also be considered. the lt3061 regulator does not have unlimited power supply rejection and will pass a small portion of the input noise through to the output. using a feedforward capacitor ( c ff ) from v out to the adj pin has the added benefit of improving transient response for output voltages greater than 0.6 v. with no feedforward capacitor, the settling time will increase as the output voltage is raised above 0.6 v. use the equation in figure 2 to determine the minimum value of c ff to achieve a transient response that is similar to 0.6 v output voltage performance regardless of the chosen output voltage ( see figure 3 and transient response in the typical performance characteristics section). 3061 f02 in shdn out adj gnd ref/byp lt3061 v in v out c ref/byp c ff c out r2r1 c 10nf 10a i i v r1 r2 ff fb ?d ivider fb ?d ivider ou t () ? = + 100s/div v out = 5v c out = 10f i fb-divider = 10a 0 1nf 10nf load current 100ma/div feedforward capacitor, c ff 100pf 3061 f03 v out 50mv/div figure 2. feedforward capacitor for fast transient response figure 3. transient response vs feedforward capacitor downloaded from: http:///
lt 3061 13 3061f for more information www.linear.com/lt3061 during start-up, the internal reference soft-starts if a refer- ence bypass capacitor is present. regulator startup time is directly proportional to the size of the bypass capacitor, slowing to 6 ms with a 10 nf bypass capacitor ( see shdn transient response vs ref/byp capacitor in the typical performance characteristics section). the reference by - pass capacitor is actively pulled low during shutdown to reset the internal reference. start-up time is also affected by the use of a feedforward capacitor. start-up time is directly proportional to the size of the feedforward capacitor and output voltage, and is inversely proportional to the feedback resistor divider cur - rent, slowing to 15 ms with a 10 nf feedforward capacitor and a 10 f output capacitor for an output voltage set to 5v by a 10a feedback resistor divider.output capacitance the lt3061 regulator is stable with a wide range of output capacitors. the esr of the output capacitor affects stabil - ity, most notably with small capacitors. use a minimum output capacitor of 3.3 f with an esr of 3 or less to prevent oscillations. the lt3061 is a micropower device and output load transient response is a function of output capacitance. larger values of output capacitance decrease the peak deviations and provide improved transient re- sponse for larger load current changes. bypass capacitors , used to decouple individual components powered by the lt3061, will increase the effective output capacitor value . for applications with large load current transients, a low esr ceramic capacitor in parallel with a bulk tantalum capacitor often provides an optimally damped response. give extra consideration to the use of ceramic capacitors. manufacturers make ceramic capacitors with a variety of dielectrics, each with different behavior across tempera - ture and applied voltage. the most common dielectrics are specified with eia temperature characteristic codes of z5u, y5v, x5r and x7r. the z5u and y5v dielectrics provide high c-v products in a small package at low cost, but exhibit strong voltage and temperature coefficients as shown in figures 4 and 5. when used with a 5 v regulator, a 16 v 10 f y5v capacitor can exhibit an effective value as low as 1 f to 2 f for the dc bias voltage applied and over the operating temperature range. the x5r and x7r applications information dielectrics yield much more stable characteristics and are more suitable for use as the output capacitor. the x7r type works over a wider temperature range and has better temperature stability, while the x5r is less expensive and is available in higher values. care still must be exercised when using x5r and x7r capacitors; the x5r and x7r codes only specify operating temperature range and maximum capacitance change over temperature. capacitance change due to dc bias with x5r and x7r capacitors is better than y5v and z5u capacitors, but can still be significant enough to drop capacitor values below appropriate levels. capaci - tor dc bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified. dc bias voltage (v) change in value (%) 3061 f04 20 0 C20C40 C60 C80 C100 0 4 8 10 2 6 12 14 x5r y5v 16 both capacitors are 16v,1210 case size, 10f temperature (c) C50 4020 0 C20C40 C60 C80 C100 25 75 3061 f05 C25 0 50 100 125 y5v change in value (%) x5r both capacitors are 16v,1210 case size, 10f figure 4. ceramic capacitor dc bias characteristics figure 5. ceramic capacitor temperature characteristics downloaded from: http:///
lt 3061 14 3061f for more information www.linear.com/lt3061 applications information figure 6. noise resulting from tapping on a ceramic capacitor voltage and temperature coefficients are not the only sources of problems. some ceramic capacitors have a piezoelectric response. a piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or micro - phone works . for a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients. the resulting voltages produced can cause appreciable amounts of noise. a ceramic capacitor produced the trace in figure 6 in response to light tapping from a pencil. similar vibration induced behavior can masquerade as increased output voltage noise.input capacitance and stability low esr, ceramic input bypass capacitors are acceptable for applications without long input leads. however, appli - cations connecting a power supply to an lt3061 circuits in and gnd pins with long input wires combined with a low esr, ceramic input capacitor are prone to voltage spikes, reliability concerns and application-speci?c board oscillations. the input wire inductance found in many battery-powered applications, combined with the low esr ceramic input capacitor, forms a high q lc resonant tank circuit. in some instances this resonant frequency beats against the output current dependent ldo bandwidth and interferes with proper operation. simple circuit modifications/solu- tions are then required. this behavior is not indicative of lt3061 instability, but is a common ceramic input bypass capacitor application issue. the self-inductance, or isolated inductance, of a wire is directly proportional to its length. wire diameter is not a major factor on its self-inductance. for example, the self- inductance of a 2- awg isolated wire ( diameter = 0.26") is about half the self-inductance of a 30- awg wire ( diameter = 0.01"). one foot of 30- awg wire has approximately 465nh of self-inductance. tw o methods can reduce wire self - inductance. one method divides the current ? owing towards the lt3061 between two parallel conductors. in this case, the farther apart the wires are from each other, the more the self-inductance is reduced; up to a 50% reduction when placed a few inches apart. splitting the wires connects two equal inductors in parallel, but placing them in close proximity creates mutual inductance adding to the self-inductance. the second and most effective way to reduce overall inductance is to place both forward and return current conductors ( the input and gnd wires) in very close proximity. tw o 30- awg wires separated by only 0.02, used as forward and return current conductors, reduce the overall self-inductance to approximately one-?fth that of a single isolated wire.if a battery, mounted in close proximity, powers the lt3061 , a 1 f input capacitor suffices for stability. however, if a distant supply powers the lt3061, use a larger value input capacitor. use a rough guideline of 1 f ( in addition to the 1f minimum) per 8 inches of wire length. the minimum input capacitance needed to stabilize the application also varies with power supply output impedance variations. placing additional capacitance on the lt3061s output also helps. however, this requires an order of magnitude more capacitance in comparison with additional lt3061 input bypassing. series resistance between the supply and the lt3061 input also helps stabilize the applica - tion; as little as 0.1 to 0.5 suffices. this impedance dampens the lc tank circuit at the expense of dropout voltage. a better alternative is to use higher esr tantalum or electrolytic capacitors at the lt3061 input in place of ceramic capacitors. 4ms/div 3061 f06 v out 500v/div v out = 0.6v c out = 10f c ref/byp = 10nf i load = 100ma downloaded from: http:///
lt 3061 15 3061f for more information www.linear.com/lt3061 applications information overload recovery like many ic power regulators, the lt3061 has safe oper- ating area protection. the safe area protection decreases current limit as input - to - output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. the protective design provides some output current at all values of input-to- output voltage up to the device breakdown. when power is first applied, as input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. during start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. with a high input voltage, a problem can occur wherein removal of an output short will not allow the output to recover. the problem occurs with a heavy output load when the input voltage is high and the output voltage is low. com - mon situations include immediately after the removal of a short-circuit or if the shutdown pin is pulled high after the input voltage has already been turned on. the load line for such a load may intersect the output current curve at two points. if this happens, there are two stable output operat- ing points for the regulator. with this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover.thermal considerations the power handling capability of the device will be limited by the maximum rated junction temperature (125 c for lt3061 e , lt3061 i or 150 c for lt3061mp, lt3061 h ). tw o components comprise the power dissipated by the device: 1. output current multiplied by the input/output voltage differential: i out ? ( v in C v out ), and 2. gnd pin current multiplied by the input voltage : i gnd ? v in gnd pin current is determined using the gnd pin current curves in the typical performance characteristics section. power dissipation will be equal to the sum of the two components listed above.the lt3061 regulator has internal thermal limiting that pro - tects the device during overload conditions. for continuous normal conditions, the maximum junction temperature of 125c ( e-grade, i-grade) or 150 c ( mp-grade, h-grade) must not be exceeded. carefully consider all sources of thermal resistance from junction to ambient including other heat sources mounted in proximity to the lt3061. the undersides of the lt3061 packages have exposed metal from the lead frame to the die attachment. the package allows heat to directly transfer from the die junction to the printed circuit board metal to control maximum operating junction temperature. the dual-in-line pin arrangement allows metal to extend beyond the ends of the package on the topside ( component side) of a pcb. connect this metal to gnd on the pcb. the multiple in and out pins of the lt3061 also assist in spreading heat to the pcb. for surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the pc board and its copper traces. copper board stiffeners and plated through-holes can also be used to spread the heat gener - ated by power devices.t ables 2 and 3 list thermal resistance for several different board sizes and copper areas. all measurements were taken in still air on a 4 layer fr-4 board with 1 oz solid internal planes and 2 oz top / bottom external trace planes with a total board thickness of 1.6 mm. the four layers were electrically isolated with no thermal vias present. pcb layers, copper weight, board layout and thermal vias will affect the resul- tant thermal resistance. for more information on thermal resistance and high thermal conductivity test boards, refer to jedec standard jesd51, notably jesd51-12 and jesd51-7. achieving low thermal resistance necessitates attention to detail and careful pcb layout. downloaded from: http:///
lt 3061 16 3061f for more information www.linear.com/lt3061 applications information table 2. measured thermal resistance for dfn package copper area board area (mm 2 ) thermal resistance (junction-to-ambient) topside* (mm 2 ) backside (mm 2 ) 2500 2500 2500 38c/w 1000 2500 2500 38c/w 225 2500 2500 40c/w 100 2500 2500 45c/w *device is mounted on topside table 3. measured thermal resistance for msop package copper area board area (mm 2 ) thermal resistance (junction-to-ambient) topside* (mm 2 ) backside (mm 2 ) 2500 2500 2500 29c/w 1000 2500 2500 30c/w 225 2500 2500 32c/w 100 2500 2500 45c/w *device is mounted on topside calculating junction temperature example: given an output voltage of 2.5 v, an input volt- age range of 12 v 5%, an output current range of 0 ma to 50 ma and a maximum ambient temperature of 85 c, what will the maximum junction temperature be?the power dissipated by the device equals: i out(max) ? ( v in(max) Cv out ) + i gnd ? v in(max) where, i out(max) = 50ma v in(max) = 12.6v i gnd at (i out = 50ma, v in = 12v) = 1ma so, p = 50ma ? (12.6 v C 2.5v) + 1ma ? 12.6 v = 0.518w using a dfn package, the thermal resistance will be in the range of 38 c/w to 45 c/w depending on the copper area. so the junction temperature rise above ambient will be approximately equal to: 0.518 w ? 45 c/w = 23.3c the maximum junction temperature equals the maximum ambient temperature plus the maximum junction tempera - ture rise above ambient or: t jmax = 85c + 23.3c = 108.3c output discharge the lt3061 includes a low resistance medium voltage nmos device which rapidly discharges the output voltage if the part is put in shutdown mode . for a 2.9 v output with a 10 f decoupling capacitor, this nmos discharges the output to 290mv in 750s if shdn is driven low. control circuitry drives the gate of the nmos high if either the shdn pin or the in pin are driven low . in the case where the in pin is driven to ground, the nmos rapidly discharges the out pin to the threshold voltage of the nmos, about 800 mv. from 800 mv, the external load will continue to discharge the out pin at a reduced rate.the control circuitry implements protection features which allow the out pin to be driven from C1 v to 20 v without damaging the lt3061 . current limit foldback for output voltages greater than 6 v protects the nmos pull-down, but increases discharge time for higher output voltages . figure 7. discharge time vs output voltage output voltage (v) 0 0 output discharge time (ms) 3.53.0 1.0 1.5 2.0 2.50.5 4.0 2 4 12 14 16 18 20 6 8 3061 f07 10 c out = 10f v in = v out +1v output discharge foldback starts downloaded from: http:///
lt 3061 17 3061f for more information www.linear.com/lt3061 applications information protection features the lt3061 incorporates several protection features that make it ideal for use in battery-powered circuits. in ad - dition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device also protects against reverse-input voltages and reverse output-to-input voltages. current limit protection and thermal overload protection protect the device against current overload conditions at the output of the device. the typical thermal shutdown temperature is 165 c . for normal operation, do not exceed a junction temperature of 125 c ( lt3061e, lt3061i) or 150c (lt3061mp, lt3061h).the lt3061 in pin withstands reverse voltages of 50 v . the device limits current flow to less than 1 ma ( typically less than 250 a) and no negative voltage appears at out. the device protects both itself and the load against batteries that are plugged in backwards.the shdn pin cannot be driven below gnd unless tied to the in pin. if the shdn pin is driven below gnd while in is powered, the output will turn on. shdn pin logic cannot be referenced to a negative rail. the lt3061 incurs no damage if the adj pin is pulled above or below ground by 50 v. if the input is left open cir cuit or grounded, the adj pin performs like a large resistor ( typically 30 k) in series with a diode when pulled above or below ground. several different input/output conditions can occur, some temporarily until the output capacitor is discharged by the lt3061. the output voltage may be held up temporarily or otherwise while the input is pulled to ground, pulled to some intermediate voltage or left open-circuit. current flow back into the out pin follows the curve shown in figure 8. if the lt3061's in pin is forced below the out pin or the out pin is pulled above the in pin, regardless of the state of the shdn pin, input current typically drops to less than 3a. if in is pulled near 0 v, the output discharge pull-down nmos turns on, regardless of the state of the shdn pin. the gate drive for the pull-down is supplied by the output voltage. figure 8. reverse output current v out (v) 0 0 output current (a) 4540 30 3520 25 5 10 15 50 2 12 14 16 18 20 4 6 8 3061 f08 10 v in = v shdn = 2.1v v adj = v out downloaded from: http:///
lt 3061 18 3061f for more information www.linear.com/lt3061 package description please refer to http:// www .linear.com/designtools/packaging/ for the most recent package drawings. 3.00 0.10 (2 sides) 2.00 0.10 (2 sides) note:1. drawing is not a jedec package outline 2. drawing not to scale 3. all dimensions are in millimeters 4. dimensions of exposed pad on bottom of package do not include mold flash. mold flash, if present, shall not exceed 0.15mm on any side 5. exposed pad shall be solder plated 6. shaded area is only a reference for pin 1 location on the top and bottom of package 0.40 0.10 bottom viewexposed pad 0.75 0.05 r = 0.115 typ r = 0.05 typ 1.35 ref 1 4 8 5 pin 1 bar top mark (see note 6) 0.200 ref 0.00 C 0.05 (dcb8) dfn 0106 rev a 0.23 0.05 0.45 bsc pin 1 notchr = 0.20 or 0.25 45 chamfer 0.25 0.05 1.35 ref recommended solder pad pitch and dimensions apply solder mask to areas that are not soldered 2.10 0.05 0.70 0.05 3.50 0.05 packageoutline 0.45 bsc 1.35 0.10 1.35 0.05 1.65 0.10 1.65 0.05 dcb package 8-lead plastic dfn (2mm 3mm) (reference ltc dwg # 05-08-1718 rev a) downloaded from: http:///
lt 3061 19 3061f for more information www.linear.com/lt3061 information furnished by linear technology corporation is believed to be accurate and reliable. however, no responsibility is assumed for its use. linear technology corporation makes no representa- tion that the interconnection of its circuits as described herein will not infringe on existing patent rights. package description please refer to http:// www .linear.com/designtools/packaging/ for the most recent package drawings. msop (ms8e) 0213 rev k 0.53 0.152 (.021 .006) seating plane note:1. dimensions in millimeter/(inch) 2. drawing not to scale 3. dimension does not include mold flash, protrusions or gate burrs. mold flash, protrusions or gate burrs shall not exceed 0.152mm (.006") per side 4. dimension does not include interlead flash or protrusions. interlead flash or protrusions shall not exceed 0.152mm (.006") per side 5. lead coplanarity (bottom of leads after forming) shall be 0.102mm (.004") max 6. exposed pad dimension does include mold flash. mold flash on e-pad shall not exceed 0.254mm (.010") per side. 0.18 (.007) 0.254 (.010) 1.10 (.043) max 0.22 C 0.38 (.009 C .015) typ 0.86 (.034) ref 0.65 (.0256) bsc 0 C 6 typ detail a detail a gauge plane 1 2 3 4 4.90 0.152 (.193 .006) 8 8 1 bottom view of exposed pad option 7 6 5 3.00 0.102 (.118 .004) (note 3) 3.00 0.102 (.118 .004) (note 4) 0.52 (.0205) ref 1.68 (.066) 1.88 (.074) 5.10 (.201) min 3.20 C 3.45 (.126 C .136) 1.68 0.102 (.066 .004) 1.88 0.102 (.074 .004) 0.889 0.127 (.035 .005) recommended solder pad layout 0.65 (.0256) bsc 0.42 0.038 (.0165 .0015) typ 0.1016 0.0508 (.004 .002) detail b detail b corner tail is part of the leadframe feature. for reference only no measurement purpose 0.05 ref 0.29ref ms8e package 8-lead plastic msop, exposed die pad (reference ltc dwg # 05-08-1662 rev k) downloaded from: http:///
lt 3061 20 3061f for more information www.linear.com/lt3061 ? linear technology corporation 2014 lt 0714 ? printed in usa linear technology corporation 1630 mccarthy blvd., milpitas, ca 95035-7417 (408) 432-1900 fax : (408) 434-0507 www.linear.com/lt3061 typical application related parts part number description comments lt1761 100ma, low noise ldo 300mv dropout voltage, low noise: 20v rms , v in = 1.8v to 20v, thinsot? package lt1762 150ma, low noise ldo 300mv dropout voltage, low noise: 20v rms , v in = 1.8v to 20v, ms8 package lt1763 500ma, low noise ldo 300mv dropout voltage, low noise: 20v rms , v in = 1.8v to 20v, so8 package lt1962 300ma, low noise ldo 270mv dropout voltage, low noise: 20v rms , v in = 1.8v to 20v, ms8 package lt1964 200ma, low noise, negative ldo 340mv dropout voltage, low noise 30v rms , v in = C1.8v to C20v, thinsot and 3mm 3mm dfn-8 packages lt3008 20ma, 45v , 3a i q micropower ldo 300mv dropout voltage, low i q : 3a, v in = 2v to 45v, v out = 0.6v to 44v; thinsot and 2mm 2mm dfn-6 packages lt3009 20ma, 3a i q micropower ldo 280mv dropout voltage, low i q : 3a, v in = 1.6v to 20v, 2mm 2mm dfn-6 and sc70 packages lt3050 100ma, low noise linear regulator with precision current limit and diagnostic functions. 340mv dropout voltage, low noise: 30v rms , v in : 1.6v to 45v, v out : 0.6v to 44.5v, program- mable precision current limit: 5%, programmable minimum i out monitor, output current monitor, fault indicator, reverse protection; 12-lead 2mm 3mm dfn and msop packages. lt3060 45v v in , micropower, low noise, 100ma low dropout linear regulator input v oltage range: 1.6v to 45v, quiescent current: 40a, dropout voltage: 300mv, low noise: 30v rms (10hz to 100khz), adjustable output: v ref = 600mv, 8-lead 2mm 2mm dfn and 8-lead thinsot lt3062 45v v in , micropower, low noise, 200ma low dropout linear regulator input voltage range: 1.6v to 45v, quiescent current: 45a, dropout voltage: 300mv, low noise: 30v rms (10 hz to 100 khz), adjustable output : 600 mv to 40 v , 8- lead msop and 2 mm 3 mm dfn lt3063 45v v in , micropower, low noise, 200ma low dropout linear regulator with active output discharge active output discharge, input voltage range: 1.6v to 45v, quiescent current: 45a, dropout voltage: 300mv, low noise: 30v rms (10hz to 100khz), adjustable output: 600mv to 19v, 8-lead msop and 2mm 3mm dfn lt3082 200ma, parallelable, single resistor, low dropout linear regulator outputs may be paralleled for higher output, current or heat spreading, wide input voltage range: 1.2v to 40v low value input/output capacitors required: 0.22f, single resistor sets output voltage initial set pin current accuracy: 1%, low output noise: 40v rms (10hz to 100khz) reverse-battery protection, reverse-current protection; 8-lead sot-23, 3-lead sot-223 and 8-lead 3mm 3mm dfn packages lt3085 500ma, parallelable, low noise, low dropout linear regulator 275mv dropout v oltage (2-supply operation), low noise: 40v rms , v in : 1.2v to 36v, v out : 0v to 35.7v, current-based reference with 1-resistor v out set, directly parallelable (no op amp required), stable with ceramic capacitors; ms8e and 2mm 3mm dfn-6 packages lt3092 200ma 2-t erminal programmable current source programmable 2-terminal current source, maximum output current: 200ma wide input voltage range: 1.2v to 40v, resistor ratio sets output current initial set pin current accuracy: 1%, current limit and thermal shutdown protection reverse-voltage protection, reverse-current protection; 8-lead sot-23, 3-lead sot-223 and 8-lead 3mm 3mm dfn packages 3061 ta02 in shdn out adj gnd byp lt3061 v in 2.2v v out 1.8v100ma 1f 10f 118k1% 59k 1% 0.01f 1.8v low noise regulator downloaded from: http:///

▲Up To Search▲

Price & Availability of LT3061HMS8EPBF

	To Download LT3061HMS8EPBF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .